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Abstract—While possessing the potential to replace conven-
tional air-cooled heat sinks, inter-tier microchannel liquid cooling
of 3D ICs also creates the problem of increased thermal gradients
from the fluid inlet to outlet ports [1, 2]. These cooling-induced
thermal gradients can be high enough to create undesirable stress
in the ICs, undermining the structural reliability and lifetimes.
In this paper, we present a novel design-time solution for the
thermal gradient problem in liquid-cooled 3D Multi-Processor
System-on-Chip (MPSoC) architectures. The proposed method is
based on channel width modulation and provides the designers
with an additional dimension in the design-space exploration.
We formulate the channel width modulation as an optimal
control design problem to minimize the temperature gradients
in the 3D IC while meeting the design constraints. The proposed
thermal balancing technique uses an analytical model for forced
convective heat transfer in microchannels, and has been applied
to a two tier 3D-MPSoC. The results show that the proposed
approach can reduce thermal gradients by up to 31% when
applied to realistic 3D-MPSoC architectures, while maintaining
pressure drops in the microchannels well below their safe limits
of operation.
I. INTRODUCTION
Inter-tier liquid cooling is a recently proposed and a promis-
ing thermal packaging solution to counter the aggravated ther-
mal issues arising from vertical stacking in 3D-multiprocessor
ICs [3]. This new technology applies forced convective cooling
in heat transfer geometries such as microchannels and pin fins,
which are etched directly on the back of the 3D stacked silicon
dies [3]. Thus, thermal resistances are reduced considerably,
enabling the 3D ICs to operate at much lower temperatures
than those with conventional heat sinks [4–6].
Inter-tier liquid cooling has given rise to a lot of benefits
from a system-level perspective. Significant temperature re-
ductions have been reported as an immediate consequence of
using liquid cooling in 2D and 3D Multiprocessor Systems-on-
Chip (MPSoCs) [3–6]. Moreover, using novel techniques such
as run-time coolant flow rate variation enables high-precision
control of the cooling effort based on the variable electronic-
switching activity and time-dependent heat dissipation of the
IC to achieve optimal energy consumption [4, 5].
However, inter-tier liquid cooling also brings with it new
design-time and run-time challenges for the designers. For
instance, the construction of the liquid-cooled heat transfer
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(a) Uniform heat flux (b) UltraSPARC T1
Fig. 1. Steady-state temperature distribution of a 14mm x 15mm two-die 3D
IC with (a) uniform (combined) heat flux density of 50W/cm2 and (b) the
UltraSPARC T1 (Niagara-1) chip architecture [7]- the (combined) heat flux
densities range from 8W/cm2 to about 64W/cm2. Direction of the coolant
flow is from the bottom to the top of the figure.
geometries on the silicon substrates limits the area for the
allocation of through-silicon vias (TSVs)- the backbone of 3D
integration of ICs- to the walls of the microchannels [5].
Another serious challenge that single-phase liquid cooling
brings is the increased thermal gradient. The sensible heat ab-
sorption that occurs as the coolant flows along the microchan-
nels raises its temperature [8]. This results in an increase of
coolant temperature from inlet to the outlet, which in turn,
results in a thermal gradient on the IC surface even when
the heat dissipation is uniform, as shown in Fig. 1 (a). More
commonly, in ICs with non uniform heat dissipations, such
as MPSoCs, the existing thermal gradients and hotspots are
aggravated by this characteristic of liquid-cooled heat sinks,
as shown in Fig. 1(b). As a result, thermal gradients proliferate
in 3D-MPSoCs with liquid cooling [5]. These gradients cause
uneven thermally-induced stresses on different parts of the IC,
significantly undermining overall system reliability [9].
In this paper, we propose a novel design-time thermal
balancing technique by modulating the microchannel width
from inlet to outlet, without adding to the existing fabrication
costs. This technique, referred to as channel modulation in the
rest of this paper, relies on the well-known observation that
the thermal resistance of microchannel heat sinks reduces with
increasing aspect ratio of the channel cross-section [10]. In
other words, keeping the height of the channels constant, while
reducing the channel width increases the cooling efficiency.
However, reduced channel widths imply larger resistance to the
flow and hence, greater pumping effort increasing the cooling
energy budget. In this work, we use optimal control based
techniques to judiciously modulate the channel width from
inlet to outlet, cooling specific regions of the 3D IC more
efficiently than the others, in order to minimize the overall
thermal gradients in the 3D IC while meeting the design
constraints. We apply this technique on test structures repre-
senting both random high-heat flux distributions and realistic
3D-MPSoC architectures. The results show that compared to
constant channel width design, our proposed optimal channel
width modulation minimizes the thermal gradient by 31% in
3D-MPSoCs at peak heat dissipation and 21% at average heat
dissipation levels during their life-times.
The rest of this paper starts with an overview of the previous
work on 3D-MPSoCs with inter-tier liquid cooling, and the
various techniques proposed in the literature to overcome the
thermal gradient problem in Section II. We briefly summarize
the thermal modeling approach we follow in our proposal
in Section III. In Section IV, we elaborate on the proposed
optimal control design methodology for channel modulation,
and the corresponding experimental results are reported in Sec-
tion V. Finally, the conclusions are presented in Section VI.
II. RELATED WORK
A considerable amount of research effort has gone into
the study of effectiveness of inter-tier liquid cooling for high
power density 3D ICs in the last decade and the related
modeling methodologies. Most recent studies report that with
a chip size of 1cm2 and maximal difference of 60oC between
the silicon junction and coolant temperatures, the heat-removal
performance of single-phase cooling is more than 200W/cm2
for TSV pitches larger than 50µm. For further details, we refer
the reader to [3, 8, 10–12].
Despite the obvious benefits of liquid cooling of 3D-
MPSoCs, the problems of thermal gradients and the need for
hotspot minimization and thermal balancing are also gaining
attention in the recent years. Qian et al. [6] proposed a channel
clustering methodology for this problem. In their method,
microchannels are grouped into clusters of channels. Within a
single cluster, the channels are injected with the same flow rate
using micro-pumps, in order to customize the cooling effort to
the demands of computing elements. This approach has not yet
been shown to be feasible for large-scale production, in terms
of the design complexity of the packaging and fluid networks.
Shi et al. [13] proposed a customized channel allocation
technique, where the density of the etched microchannels
reflects the cooling demands of various regions of the IC. This
work primarily targets the improvement of energy efficiency
and not thermal balance. Moreover, while the above two
methods could work when the hotspots are lined up perpen-
dicular to the coolant flow, the authors have not considered the
case where multiple hotspots lie along a channel’s pathway,
compounding the thermal load on a single channel.
The authors in [12] used their thermal model to explore
floorplanning solutions to homogenize temperature distribu-
tions in a 3D IC. But they consider a large number of
identically sized functional blocks for this purpose, which is
not the case in realistic designs. In addition, for this method to
work, absolute flexibility in the placement of functional blocks
in a complex IC architecture is required, which is seldom
available given the constraints on the electrical performance
of the system.
Recently, Sabry et al. [14] and Brunschwiler et al. [2, 15]
investigated channel width modulation, four-port fluid access
and the use of fluid guiding structure for hotspot optimization.
Using some preliminary results, they have shown that it is
possible to find a design-time solution for thermal balancing
of 3D ICs using customized cooling. While this makes these
approaches quite promising, none of them have been mathe-
matically formulated to accurately predict their effect on the
temperature distributions and to find the most optimal design
solution.
This work focusses on the idea of channel modulation.
To the best of our knowledge, our proposed work is the
first that handles this approach in a systematic way and
provides an optimal solution for thermal balancing and hotspot
minimization. It is important to mention that our target is not
to minimize the peak temperature, but to minimize the thermal
gradients in the 3D-MPSoC. By minimizing thermal gradients,
we are implicitly minimizing the peak temperature. This work
contributes to providing an additional dimension of design-
space exploration, in the form of channel modulation, to IC
designers for the purpose of thermal balancing. Specifically,
the main contributions of this work are:
1) We develop an analytical representation of heat transfer
in a liquid-cooled 3D IC, to accurately predict the tem-
peratures and heat flow in the 3D IC as a function of
distance from inlet to outlet of the microchannels.
2) We use this model to formulate the problem of minimiz-
ing the thermal gradients as an optimal control design
problem by selecting the channel widths (written as a
function of the distance from inlet) as the control variable.
III. THERMAL MODEL
For the application of the optimal control techniques in
order to modulate the channel widths for the minimization
of thermal gradients in 3D ICs, it is first essential to find
analytical formulation for the heat transfer problem in 3D ICs
with microchannel liquid cooling. This analytical formulation
must be in the form of an ordinary differential equation (ODE)
providing the mathematical platform on which an optimal
control algorithm can work. The goal of our optimization is to
find a sequence of channel widths, as a function of the distance
from the inlet, which minimizes the intended cost function: the
temperature gradient. Hence, the steady-state temperatures
of the 3D IC must be written as a function of this distance
in the analytical formulation, with the channel widths as an
input parameter. In other words, if the distance from the inlet
is measured along the coordinate axis z, then we need to find
an equation of the form:
d
dz
T(z) = Φ(z,wC(z),T(z)), (1)
where T(z) is the steady-state temperatures vector on the
IC and wC(z) is a vector of width functions of different
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Fig. 2. Test structure- a single microchannel cooling two active silicon layers.
microchannels written as a function of z. Our goal, then, is to
find wC(z) that minimizes the gradients in T(z).
In order to find the steady-state analytical model for heat
transfer in an IC cooled by a microchannel, we consider a sin-
gle microchannel structure of length d and width W shown in
Fig. 2, between two silicon layers, and two silicon side walls.
The width of the channel is a function of distance wC(z).
The channel height (HC) and the silicon die height above and
below the channel (HSi) are constants. Heat flux distributions
qˆi1(z) and qˆi2(z) (measured here as the heat per unit length
along z, W/m) are applied to the top and the bottom layers of
the silicon- referred to as the active layers. Coolant enters the
microchannel at the inlet (z = 0) with a constant temperature
TCin, absorbs heat from silicon along the way, and exits at the
outlet (z = d). All exposed silicon surfaces are assumed to be
adiabatic, hence the microchannel heat sink is the only way
for the heat to exit the system. Using the electrical analogy
for heat transfer in ICs with microchannel heat sinks, electric-
circuit parameters can be written for a small element of this
structure (Fig. 3), representing the following five heat transfers
occurring in the structure [8, 11]:
(a) Longitudinal heat conduction inside the two active silicon
layers, parallel to the microchannel (gˆl).
(b) Vertical heat conduction from the active silicon layers to
surface of the top and bottom microchannel walls (gˆw(z)).
(c) Vertical heat conduction between the active silicon layers
through the microchannel silicon side walls (gˆv,Si).
(d) Convective heat transfer from the surface of the mi-
crochannel walls into the bulk of the coolant (hˆ(z)).
(e) Convective heat transport downstream along the channel
due to the mass transfer (flow) of the coolant (qC(z)).
The state variables in this formulation are the temperatures in
the two active silicon layers, T1(z) and T2(z), and the heat
flowing in these layers parallel to the channel q1(z) and q2(z).
TC(z) represents the temperature of the coolant as a function
of the distance from the inlet. Assuming the silicon thermal
conductivity to be kSi, the volumetric heat capacity of the
coolant to be cv , and V˙ its volumetric flow rate, we can write
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Fig. 3. A small element of the test structure, of length ∆z and at a distance
z from the inlet, with the equivalent electrical circuit.
the following parameters for this circuit [8, 11]:
gˆl = kSi ·W ·HSi (W ·m)
gˆw(z) = kSi · (W − wC(z))
(2HSi +HC)
(W/m)
gˆv,Si = kSi · W
HSi
(W/m)
hˆ(z) = h(z, wC(z)) (W/m)
gˆv(z) = (gˆ
−1
v,Si + hˆ(z)
−1)−1 (W/m)
qC(z) = cv · V˙ · TC(z) (W).
(2)
The heat transfer coefficient hˆ(z) is a function of vari-
ous parameters, namely the Reynold’s number of the flow,
the coolant thermal conductivity, its viscosity, the distance
from the inlet and, finally, the width of the channel wC(z).
Our model is independent of the method used to estimate
heat transfer coefficients: whether correlation studies based
on experiments, or numerical techniques. For this work, we
adopted the heat transfer coefficient calculated using the
Nusselt number correlations (as a function of channel aspect
ratio) presented by Shah & London [16].
Using the above parameters, the state-space analytical
model for the heat transfer in the test structure can be derived
in the following form:
d
dz
X(z) = F(z, wC(z),X(z)) +G(qˆi(z), TCin), (3)
where
X(z) =

T1(z)
T2(z)
q1(z)
q2(z)
 , qˆi(z) = [qˆi1(z)qˆi2(z)
]
, (4)
F(z, wC(z),X(z)) is a non-linear function of distance, chan-
nel width and the states of the system, and G(qˆi(z), TCin) is
another vector function that is independent of the states and
dependent solely on the input heat flux distributions and the
inlet temperature of the coolant. Since all the exposed surfaces
of the IC are assumed to be adiabatic, the boundary conditions
for the above analytical model can be defined as:
qi(0) = qi(d) = 0, i = 1, 2. (5)
The derivation of these functions are beyond the scope of
this paper. This model has been validated against the numerical
simulator 3D-ICE [8]. This model can be extended for the
case of multiple channels adjacent to each other, by taking
into account the additional heat spreading in the lateral (y)
direction. Each added channel brings with it two additional
nodes, namely, one for the top layer and one for the bottom
layer of silicon (each node constitutes a temperature and a
heat flow variable). It is also possible to combine two or
more channels under a single set of top and bottom nodes
to reduce the model complexity, by scaling the per-unit-length
parameters in Eq (2) suitably.
IV. OPTIMAL CHANNEL MODULATION TECHNIQUE
In this section, we present the optimal control problem
formulation for the thermal balancing of liquid-cooled 3D
ICs. At the outset, we make the following assumptions in the
problem formulation without a loss of generality:
1) Thermal gradients are dominant primarily along the path
of fluid flow, which is a reasonable assumption based on
observations in a multitude of ICs [1, 8].
2) Irrespective of the channel width function, the fluid is
assumed to be under fully developed conditions with
constant temperature-independent fluid parameters such
as viscosity and density, for the computation of convec-
tive resistances [16]. Although the proposed technique
is independent of the specific methods used for the
computation of convective resistances, the study of these
methods is beyond the scope of this work.
3) The volumetric flow rate in all channels is constant.
Hence, we leave the pressure drop to be computed
(constrained by an upper limit) during the search of the
optimal solution, determining the final pumping effort.
A. Cost Function Definition
The primary goal of this work is to minimize the thermal
gradient, along the fluid flow path, function expressed as dTdz .
From the analytical model discussed in the preceding section,
we know that two temperature nodes are added for each
channel in the system. Hence, temperature gradient variables
to be minimized in a 3D IC with M cavity layers interleaved
between M + 1 active layers and each cavity containing N
channels can be written as the vector:
T′ =
[
dT1
dz
,
dT2
dz
, ...,
dT(M+1)·N
dz
]T
(6)
The cost function for our optimal problem should represent
the thermal gradients present in the target 3D IC. In addition,
we must remember that temperatures rise and fall along the
path of the channels, and we must somehow “accumulate” the
effect of all the gradients (positive or negative) along the length
of the IC. Thus, we define our cost function as the square of
the euclidean norm of T′. Our optimal control design problem
can be formulated as:
min
wC(z)
J =
∫ d
0
‖T′‖2dz (7)
Subject to : 1. Eq (3) and Eq (5)
2. Design constraints
Note that the temperature gradients in Eq (6) are directly
related to the corresponding heat flow variables in Eq(4),
from the laws of heat conduction. Hence, ‖T′‖2 in the
cost function above can be replaced by ‖q‖2, where q =[
q1, q2, ..., q(M+1)·N
]T
.
B. Design Constraints
All optimized design problems have constraints that limit
the space in which the optimal solution must be found. In
the case of channel modulation, we consider the following
constraints:
1) Boundedness of Channel Widths: Area array through-
silicon vias (TSVs) are the driving factors of 3D stacked
integration and the microchannel heat sinks implemented in
3D ICs must be compatible with them. Hence, it must be
ensured that maximum channel width is bounded to give clear-
ance for the etching processes involved in the fabrication of
TSVs. This bound depends upon the TSV pitch and diameter.
On the other hand, channels cannot be arbitrarily thin. In
addition to being difficult to fabricate, they offer excessive
resistance to coolant flow requiring huge pumping effort [2].
These considerations require a minimum channel width to be
defined. Thus, our optimal design problem is constrained with
the following inequality for N channels:
wCmin ≤ wCi(z) ≤ wCmax
∀z ∈ [0, d], i = 1, 2, ..., N. (8)
2) Maximum Pressure Drop: Excessive pressure drops un-
dermine the structural reliability of the 3D IC. In addition,
given constant volumetric flow rates, large pressure drops
directly imply large pumping effort. Hence, an upper bound
for the pressure drop must be specified (note that the optimal
design problem can alternatively be stated as minimizing the
pumping effort, with an upper bound for the temperature
gradient). We assume a 3D IC structure where all the channels
are connected to a single coolant reservoir [3]. Thus, for N
modulated channels, the pressure drop across each channel
(∆Pi, i = 1, 2, ..., N ) can be written as a function of the chan-
nel width function (based on the Darcy-Weisbach equation)
and should satisfy the constraints:
∆Pi =
∫ d
0
8µV˙
(HC + wCi(z))
2
(HC · wCi(z))3 dz ≤ ∆Pmax, (9)
∆Pi = ∆Pj ,∀i, j = 1, 2, ..., N, (10)
where µ is the fluid dynamic viscosity and ∆Pmax is the
maximum allowable pressure drop in the system.
TABLE I
VALUES OF THE SYSTEM PARAMETERS
Parameter Definition value
kSi Silicon thermal conductivity 130 W/m ·K
W Channel pitch 100µm
HSi Silicon slab height 50µm
HC Channel height 100µm
cv Coolant volumetric heat capacity 4.17 · 106 J/m3 ·K
V˙ Coolant volumetric flow rate 4.8 ml/min/channel
TC,in Coolant inlet temperature 300 K
∆Pmax Maximum pressure difference 10 · 105 Pa
wCmin Minimum channel width 10µm
wCmax Maximum channel width 50µm
C. Solving The Optimal Control Problem
Once the problem statement in our optimal control design
has been formulated, as discussed in the preceding subsections,
we deploy the direct sequential solving method [17, 18] in
determining the optimal solution. We discretize the channel
width computation by enforcing piece-wise constant functions
on wC . However, the analytical state-space representation in
Eq (3) is still preserved and no discretization is applied on it
during the solving. There are various other solving methodolo-
gies available in the optimal control literature that can be used.
However, studying the trade-offs between different solving
techniques is beyond the scope of this work.
V. EXPERIMENTAL RESULTS
To quantify the effects of our proposed optimal channel
modulation technique, we apply it to various 3D IC structures
to minimize the thermal gradients. First, we present the results
from the single channel test structures shown in Fig. 2.
Then, we show the impact of channel modulation on the
thermal gradient of a 2-die 3D-MPSoC. In our evaluation,
we compare the optimally modulated channels for the cases
of using uniformly minimum and maximum possible channel
widths. The values of the parameters used in our experiments
are shown in Table I [2, 4]. It is important to note that our
used maximum channel width (wCmax = 50µm) is the most
common channel width used in previous works [3–5].
A. Thermal Gradient Analysis Using 3D IC Test Structures
The optimal channel modulation design is applied to the test
structure in Fig. 2 with two different heat flux distributions as
shown in Fig. 4. In Test A, Fig. 4(a), an input heat flux of
50 W/cm2 is applied to both the top and bottom surfaces
of the silicon. While in Test B, Fig. 4(b), the top and the
bottom silicon dies are divided into a group of segments,
such that in each segment, a random heat flux value in
the interval [50, 250] W/cm2 is applied, which is the range
of power densities typically used to model the non-uniform
heat dissipation of ICs in the literature [3]. Although Test B
(a) Test A: Uniform heat flux (b) Test B: Non-uniform heat flux
Fig. 4. Planar view of the heat flux distributions in the our case studies (used
range [0− 250]W/cm2). The length of the strip is d = 1cm.
(a) Test A (b) Test B
Fig. 5. Temperature change from inlet to outlet for the two tests . Each plot
shows the change in temperature when using optimally-modulated, minimum
and maximum channel widths respectively.
(a) Test A (b) Test B
Fig. 6. Channel width profile as a function of distance from the inlet for the
two tests. The plots show the channel boundaries for optimally modulated,
maximum and minimum width cases.
(Fig. 4(b)) is not a realistic power map, we use this case to
illustrate the effectiveness and versatility of our proposal.
Temperature change in the silicon from the inlet to the outlet
for the cases of optimally modulated, uniformly maximum and
uniformly minimum channel widths for Tests A and B are
plotted in Fig. 5. Using both uniformly maximum and uni-
formly minimum channel widths result in very similar thermal
gradients (defined as the difference between the maximum and
minimum temperatures in the IC): 28oC in Test A and 72oC
in Test B. Together, the temperature distributions for these two
cases define the upper and lower bounds of all possible temper-
ature distributions than can be physically obtained using any
channel modulation scheme for a given heat flux distribution.
Hence, these figures show that the proposed technique achieves
the minimum possible temperature gradient in both tests. In
this case our proposed optimal design manages to reduce the
thermal gradient by 32% (19oC in Test A and 48oC in Test
B) even for these high-heat flux scenarios.
The channel width profiles from inlet to outlet for the
two tests are shown in Fig. 6. This figure shows that the
optimal channel width selection is a function of both the
distance from the inlet and the heat flux from the surrounding
silicon dies. In Test A, with uniform heat flux (Fig. 6(a)),
the channel width gradually decreases from the inlet to the
outlet, to compensate for the increasing coolant temperature
using increased heat transfer coefficients. On the other hand,
in Test B (Fig. 6(b)) the channel width has to be made
smaller in regions with higher heat fluxes than the immediate
surroundings (e.g., between 0.4cm and 0.5cm from the inlet,
as shown in Fig. 6(b)), in addition to the global trend of
decreasing channel widths.
B. Channel Modulation Applied to 3D-MPSoCs
In this experiment, we apply the proposed method to dif-
ferent liquid-cooled 3D-MPSoC architectures to demonstrate
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Fig. 7. Layout of the 3D-MPSoCs used in our experiments.
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Fig. 8. Thermal gradients observed in the different 3D-MPSoC architectures
dissipating peak and average level heat fluxes, using maximum, minimum and
optimally modulated channel widths.
how the optimal channel modulation technique can be used
in conjunction with the conventional floorplan exploration to
obtain the desired thermal behavior during the IC design. For
this we use different configurations of the 90nm UltraSPARC
T1 (Niagara-1) processor [7] architecture. Fig. 7 shows the
layout of the different two-dies 3D-MPSoCs used in this
experiment. The dies are of size 1 cm × 1.1 cm and the
heat flux densities range from 8 W/cm2 to 64 W/cm2 in
the two dies. For further details about the floorplan and power
dissipations we refer the reader to [4, 5, 7].
In our optimization technique, we are using the worst-
case (peak) power dissipation of the 3D-MPSoC functional
elements [4, 5, 7] (obtained using measurements). Our pro-
posed method achieves a thermal gradient reduction of 31%
(23oC to 16oC). When the peak heat flux levels were replaced
by average values, this same optimal channel modulation
configuration manages to reduce the thermal gradient by 21%
compared to the uniform channel width case. In addition, we
observe that the peak temperature in the optimally modulated
channel case equals to the peak temperature of the minimum
channel width case, which is lower than the peak temperature
of the maximum channel width case. Thus, our proposal
implicitly minimizes the peak temperature to the lowest value
achievable within a given channel width range. The thermal
gradients obtained for the different cases and for various
channel types are plotted in Fig. 8. Sample thermal maps of the
Arch. 1 top-die, for the case of peak heat flux are also plotted in
Fig. 9 to illustrate the ameliorating effect our proposed method
has on the thermal gradients. The direction of coolant flow is
from bottom to top of the figures.
(a) Minimum (b) Optimal (c) Maximum
Fig. 9. Thermal maps of Arch. 1 (Fig. 7) top die with peak heat flux
levels, when minimum, maximum and optimally modulated channel widths
are applied. All the thermal maps are drawn with identical temperature scale
([30− 55]◦C).
VI. CONCLUSION
In this paper, we have proposed a thermal balancing method-
ology for liquid-cooled 3D ICs. Our method is based on chan-
nel width modulation to meet the cooling demands of different
heat flux distributions in an IC. We model the system’s thermal
response along the coolant flow direction as an analytical
state-space equation. Then, we formulate the channel width
modulation as an optimal control design problem to deduce
the optimal channel width trajectory, subject to the system
dynamics and constraints. When applied to a realistic 3D-
MPSoC, our method reduced the thermal gradient by 31%.
REFERENCES
[1] B. Agostini et al. State of the art of high heat flux cooling technologies.
Heat Transfer Engineering, 28(4).
[2] T. Brunschwiler et al. Hotspot-optimized interlayer cooling in vertically
integrated packages. In MRS Fall Meeting, 2009.
[3] T. Brunschwiler et al. Interlayer cooling potential in vertically integrated
packages. Microsyst. Technol., 15(1):57 – 74, 2009.
[4] A. K. Coskun et al. Energy-efficient variable-flow liquid cooling in 3D
stacked architectures. In DATE, pages 111–116, 2010.
[5] M. M. Sabry et al. Energy-Efficient Multi-Objective Thermal Control
for Liquid-Cooled 3D Stacked Architectures. IEEE Transactions On
CAD, 30(12):1883–1896, 2011.
[6] H. Qian et al. Cyber-physical thermal management of 3D multi-core
cache-processor system with microfluidic cooling. ASP Journal of Low
Power Electronics, 7(1):1–12, 2011.
[7] A. Leon et al. A power-efficient high-throughput 32-thread SPARC
processor. ISSCC, 42(1):7 – 16, 2007.
[8] A. Sridhar et al. 3D-ICE: Fast compact transient thermal modeling for
3D-ICs with inter-tier liquid cooling. In ICCAD, pages 463–470, 2010.
http://esl.epfl.ch/3d-ice.html.
[9] A. K. Coskun et al. Utilizing predictors for efficient thermal management
in multiprocessor socs. IEEE Transactions on CAD, 28(10):1503–1516,
2009.
[10] D. B. Tuckerman and R. F. W. Pease. High-performance heat sinking
for VLSI. IEEE Electron Device Letters, 5:126–129, 1981.
[11] A. Sridhar et al. Compact transient thermal model for 3D-ICs with liquid
cooling via enhanced heat transfer cavity geometries. In THERMINIC,
pages 1–6, 2010.
[12] H. Mizunuma et al. Thermal modeling and analysis for 3D-ICs
with integrated microchannel cooling. IEEE Transactions On CAD,
30(9):1293–1306, 2011.
[13] B. Shi et al. Non-uniform micro-channel design for stacked 3D-ICs. In
DAC, pages 658–663, 2011.
[14] M. M. Sabry et al. Towards thermally-aware design of 3D MPSoCs
with inter-tier cooling. In DATE, pages 1–6, 2011.
[15] T. Brunschwiler et al. Angle-of-attack investigation of pin-fin arrays in
nonuniform heat-removal cavities for interlayer cooled chip stacks. In
SEMI-THERM, pages 116–124, 2011.
[16] R. Shah and A. London. Laminar flow forced convection in ducts. New
York: Academic Press, 1978.
[17] J. T. Betts. Practical methods for optimal control using nonlinear
programming. Siam, 2001.
[18] K. L. Teo et al. A Unified Computational Approach to Optimal Control
Problems. Longman Scientific and Technical, 1991.
